• Login
    • Library Home
    View Item 
    •   BracU IR
    • School of Data and Sciences (SDS)
    • Department of Computer Science and Engineering (CSE)
    • Thesis & Report, BSc (Computer Science and Engineering)
    • View Item
    •   BracU IR
    • School of Data and Sciences (SDS)
    • Department of Computer Science and Engineering (CSE)
    • Thesis & Report, BSc (Computer Science and Engineering)
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    On the realization of asymmetric high radix signed digital adder using neural network

    Thumbnail
    View/Open
    On the realization of asymmetric high radix signed digital.pdf (545.7Kb)
    Date
    2006
    Publisher
    BRAC University
    Author
    Ahammad, Tofail
    Metadata
    Show full item record
    URI
    http://hdl.handle.net/10361/435
    Abstract
    This paper proposes an asymmetric high-radix signed-digital (AHSD) adder for addition on the basis of neural network (NN) and shows that by using NN the AHSD number system supports carry-free(CF) addition. Besides, the advantages of the NN are the simple construction in high speed operation. Emphasis is placed on the NN to perform the function of addition based on the novel algorithm in the AHSD number system. Since the signed-digit number system represent the binary numbers that uses only one redundant digit for any radix r  2, the high-speed adder in the processor can be realized in the signed-digit system without a delay of the carry propagation. A Novel NN design has been constructed for CF adder based on the AHSD (4) number system is also presented. Moreover, if the radix is specified as r = 2m, where m is any positive integer, the binary-to-AHSD(r) conversion can be done in constant time regardless of the wordlength. Hence, the AHSD-to-binary conversion dominates the performance of an AHSD based arithmetic system. In order to investigate how NN design based on the AHSD number system achieves its functions, computer simulations for key circuits of conversion from binary to AHSD (4) based arithmetic systems are made. The result shows the proposed NN design can perform the operations in higher speed than existing CF addition for AHSD.
    Keywords
    Computer science and engineering
    Description
    This thesis report is submitted in partial fulfillment of the requirements for the degree of Bachelor of Science in Computer Science and Engineering, 2006.
     
    Cataloged from PDF version of thesis report.
     
    Includes bibliographical references (page 38).
    Department
    Department of Computer Science and Engineering, BRAC University
    Collections
    • Thesis & Report, BSc (Computer Science and Engineering)

    Copyright © 2008-2019 Ayesha Abed Library, Brac University 
    Contact Us | Send Feedback
     

     

    Policy Guidelines

    • BracU Policy
    • Publisher Policy

    Browse

    All of BracU Institutional RepositoryCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistics

    View Usage Statistics

    Copyright © 2008-2019 Ayesha Abed Library, Brac University 
    Contact Us | Send Feedback