• Login
    • Library Home
    View Item 
    •   BracU IR
    • BracU Faculty Publications
    • Imran Bin Jafar
    • Conference Paper
    • View Item
    •   BracU IR
    • BracU Faculty Publications
    • Imran Bin Jafar
    • Conference Paper
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Mixed FBB and RBB low leakage technique for high durable CMOS circuit

    Thumbnail
    Date
    2014
    Publisher
    © 2014 IEEE Computer Society
    Author
    Barua, Parag
    Jafar, Imran Bin
    Sengupta, Prianka
    Noor, Md Sadaf
    Metadata
    Show full item record
    URI
    http://hdl.handle.net/10361/7035
    Citation
    Barua, P., Jafar, I. B., Sengupta, P., & Noor, M. S. (2014). Mixed FBB and RBB low leakage technique for high durable CMOS circuit. Paper presented at the 2014 International Conference on Informatics, Electronics and Vision, ICIEV 2014, doi:10.1109/ICIEV.2014.6850716
    Abstract
    CMOS logic circuit is extensively used for designing low power Very Large Scale Integration (VLSI). Reducing the dimension of CMOS in a nanometer range, functionality and efficiency can be increased, but as a result we have to compromise with circuit level leakage. As circuit level leakage also known as leakage current is currently one of the major concernments to the VLSI designers. These Leakage currents are generated due to different types of leakage current components such as Weak inversion current, Drain-induced barrier lowering (DIBL), Gate-induced drain leakage and Oxide leakage tunneling. However, there are wide ranges of method that are already available to reduce these leakages, but all of them have their own tradeoffs. In this paper we propose a novel technique by integrating the idea of Forward Back Bias (FBB) and Reverse Back Bias (RBB) which reduces leakage extensively than sleepy stack, stacked sleep, variable body biasing and dual sleep. Furthermore, RBB and FBB are yielded with forced stacked transistors where RBB is accountable for nullifying the leakage and FBB is responsible for offsetting the delay penalty. The proposed method is scrutinized under 22nm to 65nm feature size, and it has come out that these novel schemes are especially very effective for designing the future low-voltage, low-power CMOS VLSI's [1]. Therefore, the main principle of this technique is to trim down leakages, but it has an obvious delay constraint that is considered as a tradeoff in this particular case.
    Keywords
    BB-Back Bias; CMOS Circuits; FBB-Forward Back Bias; Gate leakage; Leakage current; Low leakage; Low Power VLSI; RBBReverse Back Bias; Tunneling current
     
    Description
    This conference paper was presented in the 2014 International Conference on Informatics, Electronics and Vision, ICIEV 2014; Dhaka; Bangladesh; 23 May 2014 through 24 May 2014 [© 2014 IEEE Computer Society] The conference paper's definite version is available at: http://10.1109/ICIEV.2014.6850716
    Publisher Link
    http://ieeexplore.ieee.org/document/6850716/
    DOI
    10.1109/ICIEV.2014.6850716
    Department
    Department of Electrical and Electronic Engineering
    Collections
    • Conference Paper

    Copyright © 2008-2019 Ayesha Abed Library, Brac University 
    Contact Us | Send Feedback
     

     

    Policy Guidelines

    • BracU Policy
    • Publisher Policy

    Browse

    All of BracU Institutional RepositoryCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistics

    View Usage Statistics

    Copyright © 2008-2019 Ayesha Abed Library, Brac University 
    Contact Us | Send Feedback